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Abstract— Measurements of 1/ f noise in Si and Si0.64Ge0.36
PMOSFETs have been compared with theoretical models of
carrier tunnelling into the oxide. Reduced noise is observed
in the heterostructure device as compared to the Si control.
We suggest that this is primarily associated with an energy
dependent density of oxide trap states and a displacement
of the Fermi level at the SiO2 interface in the heterostruc-
ture relative to Si. The present study also emphasizes the
important role of transconductance enhancement in the dy-
namic threshold mode in lowering the input referred voltage
noise.
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1. Introduction
Low frequency noise limits the performance of analogue
CMOS circuits and could ultimately degrade the noise mar-
gin in digital CMOS circuits. Si/SiGe/Si PMOS devices
offer low noise solutions with enhanced maximum voltage
gain for analogue applications; however, a consensus is yet
to emerge on the detailed mechanism of noise reduction.
In this paper, we summarize our previous measurements
on this system which have led us to suggest that the origin
of the noise reduction lies in the energy dependent density
of oxide trap states and the suppression of carrier num-
ber fluctuations [1]. New data is presented in support of
this contention and the important role of transconductance
enhancement in the dynamic threshold (DT) mode (gate
connected to body) as opposed to body tied (BT) mode
(source connected to body) operation is illustrated.
2. Experimental results
Figure 1 shows the devices on which measurements were
made, which were fabricated in a 0.5 µm process [2]. The
carrier mobility in these devices, Fig. 2, depends on silicon
cap thickness, which strongly suggests that alloy scatter-
ing is not a dominant mobility limiting process and this
conclusion is supported by our other work [3].
The normalised current noise power spectral density (PSD)
SI/I2 of a SiGe device is shown in Fig. 3, together with
that of a surface channel Si control having the same verti-
cal doping profile. The noise in the SiGe device is clearly
much reduced as compared to the control – by an order
of magnitude in the low frequency region where 1/ f noise
dominates. The corresponding PSDs for resistance fluctua-
Fig. 1. Schematic diagram of PMOSFET devices used. The Si
control is identical apart from the alloy layer.
Fig. 2. Room temperature hole mobility for three different
cap thicknesses, demonstrating clearly that alloy scattering is not
a dominant mobility limiting mechanism [2].
Fig. 3. Current noise power spectral density, demonstrating that
SiGe devices display lower noise than Si control (VGT =−3.5 V,
L = 40 µm, W = 40 µm, T = 300 K, VDS =−50 mV) [1].
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Fig. 4. Resistance fluctuations at 10 Hz as a function of gate
length (VGT =−3.5 V, W = 40 µm, VDS =−50 mV). Extrapola-
tion to zero gate length demonstrates that source and drain do not
contribute noise. Noise is attributed to channel only [1].
tions SR are plotted as a function of gate length L in Fig. 4,
where a linear variation with L and extrapolation through
the origin indicate that the noise may be attributed solely
to the channel [4].
3. Comparison with noise models
We will now examine whether our noise data can be inter-
preted in terms of the commonly applied number fluctua-
tion theory combined with correlated mobility fluctuations.
There are three possible expressions that could be applied:
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If the associated oxide charge variations give rise to cor-
related mobility fluctuations (CMF1) [5, 6] then the nor-
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Alternatively, the carrier number fluctuations can lead to















where α is a factor associated with correlated mobility
fluctuations, NS is the sheet density of carriers in the in-
version layer and N their total number. The term RN =
Cinv/(Cox +CD + Cinv) is associated with carrier number
fluctuations, Cinv, Cox and CD are the inversion, oxide and
depletion capacitance, respectively; µ is the effective mo-
bility, Nox(EF) the volume density of oxide traps per unit
energy at the Fermi level, W the device width, and γ is the
attenuation coefficient of the carrier wavefunction into the
oxide.
We have tried to fit our data for the silicon control, us-
ing Eqs. (1), (2) or (3) and making the commonly used
assumption [5] that the density of oxide trap states Nox is
independent of energy. This is shown in Fig. 5, where the
normalised current PSD is plotted against current. The fact
that none of these equations fits the data is attributed to the
failure of this assumption.
Fig. 5. Attempts to fit the experimental noise data from the
Si control with models based on carrier number fluctuations and
carrier mobility fluctuations as described in the text, assuming an
energy independent density of oxide traps [1].
Fig. 6. Showing the displacement of the Fermi energy from the
valence band edge as gate overdrive VGT varies in the Si and SiGe
devices, together with a schematic view of the variation in density
of oxide traps across the band gap. For the same gate overdrive
(dashed line shows case at VGT = −0.5 V), the Fermi level in
the SiGe device lies closer to mid-gap, where Nox has a lower
value, than in the Si control. Hence carrier tunnelling at EF is
into a reduced density of final states and the 1/ f noise is therefore
suppressed in the SiGe.
Chroboczek and Ghibaudo [5] have used equation Eq. (2)
with Nox constant, and on this basis attribute the suppres-
sion of noise in the buried channel to relatively weak scat-
tering from oxide charge fluctuations, i.e., α small. While
this is undoubtedly the case, we look for a more complete
description of the behaviour. It is assumed that Nox varies
with energy roughly as shown schematically in Fig. 6.
Since, for the same gate overdrive, the Fermi level in
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the SiGe device lies closer to mid-gap than for the Si con-
trol, carriers at the Fermi level tunnel into a smaller num-
ber of oxide states for the alloy. Hence, the 1/ f noise is
suppressed in the alloy channel. Thus, there is the pos-
sibility that both mechanisms of noise suppression con-
tribute. Thinking purely in terms of number fluctuations,
SI/I2 should vary as (gm/I)2 if Nox is constant [5]. This
model is compared with the experimental results in Fig. 7,
Fig. 7. Comparison of current noise PSD at 1 Hz (points)
with a CNF model where SI/I2 ∝ (gm/I)2 only. The discrep-
ancy may be interpreted as Nox varying with energy as in Fig. 6
(VGT =−3.5 V, W = 40 µm, L = 40 µm).
where SI/I2 is plotted against drain voltage VDS, and found
to produce good agreement for the SiGe, but not for the
Si devices. The effect of increasing the drain voltage is
to raise the Fermi level closer to mid-gap, making the in-
crease in noise with VDS smaller than it would be if Nox
were independent of energy. If we accept Fig. 6 as a rough
guide, then it is to be expected that the deviation from the
theoretical (gm/I)2 curve is likely to be greater in Si, for
which the variation of EF spans the range where Nox is
rapidly varying, than in SiGe where Nox only varies slowly
over the energy range of interest. It is tentatively proposed
that the observed behaviour provides further support for
our model.
4. Dynamic threshold mode
Further improvements in performance are provided by
DTMOS operation, with the gate (as opposed to the
source) contact connected to the transistor body. As seen
in Figs. 8, 9 and 10, the subthreshold swing, transcon-
ductance and maximum voltage gain all improve in both
the SiGe and Si devices. The current noise in the SiGe
and Si devices is independent of the mode of operation, as
shown in Fig. 11. However, it is the input referred voltage
noise SV = SI/g2m, shown in Fig. 12, which is important for
circuit applications. Whereas this is equal to the flatband
voltage fluctuation in the BT mode, and is therefore ulti-
mately independent of gm, in the DT mode of operation
Fig. 8. Subthreshold swing in body tied and dynamic threshold
modes as a function of gate length.
Fig. 9. Transconductance (gm) as a function of gate voltage,
showing particular enhancement in DT operation (L = 3 µm,
W = 160 µm, VDS =−50 mV).
Fig. 10. Maximum voltage gain improved both by alloy channel
and operation in DT mode.
Haendler et al. [8] predict a transconductance enhance-
ment factor (1 + η) with η = dVT /dVG, where VT is the
threshold voltage and VG is the gate voltage. We can
extract values of γ from the experimental data in two
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Fig. 11. Normalised current noise power spectral density at
1 Hz showing no variation between BT or DT mode for any of
the devices studied (VDS =−50 mV, L = 40 µm, W = 40 µm).
Fig. 12. Input referred voltage noise at 1 Hz, Sv = SI/g2m. The en-
hanced gm reduces Sv (L = 3 µm, W = 160 µm, VDS =−50 mV).
ways: from the ratio of peak transconductance (Fig. 9),
η = 0.52 for the Si device and 0.34 for SiGe, whereas
from the threshold voltage shift with gate voltage, η =
0.26 and 0.30, respectively. A possible explanation for
this discrepancy in the Si case lies in the original
paper on DT action by Assaderaghi et al. [9], in
which it is noted that the effective field is lowered
by DTMOS action, which could lead to enhanced mobility
and impact beneficially on transconductance. As pointed
out by Takagi et al. [10], a SiGe device will have a larger
value of η for the same threshold voltage, which points
the way to further improvements in noise performance for
a suitably designed DT mode device.
5. Conclusions
Measurements of 1/ f noise in Si and Si/SiGe/Si MOS-
FETs have been compared with theoretical models of carrier
number fluctuations due to tunnelling into the gate oxide.
Analysis of the data suggests that the reduced noise in the
heterostructure device as compared to Si is primarily asso-
ciated with an energy dependent density of oxide trap states
and a displacement of the Fermi level at the SiO2/Si inter-
face in the heterostucture relative to the Si control. High
transconductance associated with dynamic threshold mode
operation will further lower the input referred voltage noise,
offering important benefits for circuit operation.
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